# MIPI ALLIANCE DEVELOPERS CONFERENCE

Alexander Weiss & Thomas Preußer Accemic Technologies

MIPI HTI<sup>(SM)</sup>, PTI<sup>(SM)</sup> and STP<sup>(SM)</sup> – The Bases for Next-Generation Analyses of Multicore Processors

#### MIPI.ORG/DEVCON

MOBILE & BEYOND

28-29

SEPTEMBER

# mipi DEVCON

MIPI ALLIANCE DEVELOPERS CONFERENCE

#### **Motivation**

MIPI.ORG/DEVCON

M@BILE & BEY@ND

© 2021 MIPI Alliance, Inc.

28-29 SEPTEMBER




# **Motivation: Complex Systems Challenges**

Burkacky 2018 (McKinsey Center for Future Mobility<sup>®</sup>): "Snowballing complexity is causing significant software-related quality issues, as evidenced by millions of recent vehicle recalls."

Where software is, there are errors.

The defect potential increases with system complexity.

The defect removal efficiency decreases with increasing system complexity.





MOBILE & BEYOND

Key capability: System observation


2021

# **Embedded System Observation**

## **Challenges**

2021

- Real-time Control
- Concurrency
- Elusive Heisenbugs
- Rare Mandelbugs



# Key 1: Non-Intrusiveness

- Maintain application timing
- Avoid phantom synchronization

# Key 2: Continuity

- No systematic observation limits
- Online trace data processing





mipi **DEVCON** 

#### M@BILE & BEY@ND

# mipi DEVCON

MIPI ALLIANCE DEVELOPERS CONFERENCE

#### **State of Affairs**


MIPI.ORG/DEVCON

M@BILE & BEY@ND

© 2021 MIPI Alliance, Inc.

28-29 SEPTEMBER

# **The Crux of System Integration**



## **The Present**

2021

#### Data Volume

- Multiple players
- Working at GHz speeds.

### Clueless System Bus


- Caches hide memory access.
- On-chip memory swallows all access info.
- Multicore systems prevent effect attribution.

#### MOBILE & BEYOND

mipi<sup>®</sup>**DEV**CON



## **Embedded Trace Options**



## **Option 1 - Intrusive**

• Compete with application for memory bandwidth and space.

## **Option 2 - Bounded**

• Size of trace buffer limits time.

## **Option 3 - Hard**

Processing must match line rate.

#### M@BILE & BEY@ND

7

mipi<sup>®</sup>**DEV**CON

# mipi DEVCON

MIPI ALLIANCE DEVELOPERS CONFERENCE

#### **MIPI Protocols in Action**


28-29 SEPTEMBER

#### MIPI.ORG/DEVCON

#### MOBILE & BEYOND



## **Carrying Execution Trace Data Off-Chip**



STP	MIPI System Trace Protocol	TWP <sup>(SM)</sup>	MIPI Trace Wrapper Protocol
HTI	MIPI High-Speed Trace Interface	PTI	MIPI Parallel Trace Interface

MOBILE & BEYOND

#### MIPI.ORG/DEVCON

2021

#### © 2021 MIPI Alliance, Inc. 9



# **MIPI PHY + Link Layer Technologies**

#### PTI

2021

- Parallel little-endian TRC\_DATA (up to 32)
- Synchronous to shared TRC\_CLK (up to ~300 MHz)
- Mechanisms for:
  - Signal skew calibration,
  - Physical, by-pin slicing for parallel point-to-point streams, and
  - Data striping for mismatched protocol/interface bit widths.

#### HTI

- Trace transmission over (multiple) high-speed serial lanes.
- Aurora 8B/10B simplex with up to 6 lanes (HTI) or 8 lanes (HTIv1).
- Up to 12.5 Gbps per lane.
- UFC Messages for sideband info: trigger, overflow, link health, aux.
- Session management (incl. disabled, init, idle, run, test).

#### MIPI.ORG/DEVCON

#### MOBILE & BEYOND

# **MIPI Transport Layer Technologies**

### **STP – System Trace Protocol**

- Multiplexing among up to 65536 sources at the granularity of 4-bit nibbles.
- Autarchic timestamping and syncing.
- Sideband packets for user payload and flagging.
- Stream synchronization facilities.
- Data integrity protection.

### **TWP – Trace Wrapper Protocol**


- Multiplexing among up to 111 sources at byte granularity.
- Designed for very low overhead.

2021

mipi<sup>DEVCON</sup>



# Peering with the ARM CoreSight Stack



MIPI.ORG/DEVCON

2021

MOBILE & BEYOND

© 2021 MIPI Alliance, Inc. 12

# **Recap: Key Embedded Trace Properties**

MOBILE & BEYOND

## Key 1: Non-Intrusiveness

- Maintain application timing
- Avoid phantom synchronization

• MIPI Trace protocols and interfaces  $\ensuremath{\boxtimes}$ 

mipi<sup>DEVCON</sup>

© 2021 MIPI Alliance, Inc.

13

• Standard interfaces for (non-intrusive) trace output (USB, Ethernet, PCIe)

# Key 2: Continuity

2021

- No systematic observation limits
- Online trace data processing

MIPI.ORG/DEVCON

# MIPI ALLIANCE DEVELOPERS CONFERENCE

#### **Enabling Online Trace Data Processing**



#### MIPI.ORG/DEVCON

#### M@BILE & BEY@ND

# **Benefits & Use Cases**


## **Benefits**

2021

- Evade all observation time limits.
- Provide instantaneous reaction opportunities.
- Avoid intrusive SW instrumentation.

## Use Cases

- Continuous runtime verification:
  - Formal constraints-based anomaly detection.
  - Complex triggers on rare Mandelbug occurrences.
- Structural coverage measurements of high-level integration & system tests.



mipi<sup>DEVCON</sup>



# A Taste of the Challenge

<pre>// Count all static unsig static void if(a == 42 }</pre>	ned matcl count42(i	hes = 0; nt const a) {	0x400100 0x400103 0x400105 0x400106 0x400106	3 5 5 <b>LO:</b>	je ret	\$42, %edi L0 \$1, matches
<pre>int main() {</pre>						
for(int i int arg count42(	= f(i, . arg);		0x40020 0x40022 0x40022 0x40022 0x40022 0x40022	LO L1 20 23 28	 mov callq subl jnz	arg, %edi 0x400100 \$1, i L1
}			_			
Reso	lved Return			Compre	ssed Return	• (
PSB FUP :		PSB FUP :	0x400220	•		
PSBEI TNT TIP TNT :	not taken – aken (loop) –	PSBENI TNT	) NTT			


- Occasional synchronization
- Only branches and diversions:
  - Taken / not taken indicators
  - Delta-encoded indirect targets

#### M@BILE & BEY@ND

mipi<sup>•</sup>**DEV**CON



## **Setup for Measuring the Structural Coverage**



MIPI.ORG/DEVCON

2021






00700000, CUIL 0A700/20

7	Î	0040090f:	mov	qword ptr [rbp - 8], rax	Line	Branch	Instr.	Count	Source
7	1	00400913:	mov	rax, qword ptr [rbp - 8]	1				#ifdef CEDAR
7	1	00400917:	mov	qword ptr [rax + 8], 0	2				#include "cedar_ipt.h"
7		0040091f:	mov	rax, qword ptr [rbp - 8]	3				#endif
7	1	00400923:	mov	rdx, qword ptr [rax + 8]	4				
7	1	00400927:	mov	rax, qword ptr [rbp - 8]	5				<pre>#include <stdlib.h></stdlib.h></pre>
7	1	0040092b:	mov	qword ptr [rax + 0x10], rdx	6				<pre>#include <stdio.h></stdio.h></pre>
7	1	0040092f:	mov	rax, qword ptr [rbp - 8]	7				
7	1	00400933:	mov	edx, dword ptr [rbp - 0x1c]	8				<pre>struct bin_tree {</pre>
7	1	00400936:	mov	dword ptr [rax], edx	9				int data;
7	1	00400938:	mov	rax, qword ptr [rbp - 0x18]	10				struct bin_tree * right, *left;
7	1	0040093c:	mov	rdx, qword ptr [rbp - 8]	11				};
7		00400940:	mov	qword ptr [rax], rdx	12				typedef struct bin_tree node;
	Ļ 7	00400943:	jmp	0x400993	13				
10	1	00400945:	mov	rax, qword ptr [rbp - 0x18]	14				<pre>void insert(node ** tree, int val)</pre>
10		00400949:	mov	rax, qword ptr [rax]	15		100%	17x	{
10		0040094c:	mov	eax, dword ptr [rax]	16		100%	17x	node * <mark>temp = NULL;</mark>
10		0040094e:	cmp	dword ptr [rbp - 0x1c], eax	17	2/2	100%	17x	<pre>if (!(*tree))</pre>
	L, 5	00400951:	jge	0x40096d	18				{
5		00400953:	mov	rax, qword ptr [rbp - 0x18]	19		100%	7x	<pre>temp = (node *)malloc(sizeof(node));</pre>
5		00400957:	mov	rax, qword ptr [rax]	20		100%	7x	temp->left = temp <mark>-&gt;right</mark> = NULL;
5	1	0040095a:	lea	rdx, [rax + 0x10]	21		100%	7x	temp->data = val;
5		0040095e:	mov	eax, dword ptr [rbp - 0x1c]	22		100%	7x	<pre>*tree = temp;</pre>
5		00400961:	mov	esi, eax	23		100%	7x	return;
5	1 -	00400963:	mov	rdi, rdx	24				}
	L, 5	00400966: 0040096b:	call	0x4008e2	25				
-	Լ 5 ւ	0040096D: 0040096d:	jmp	0x400993	26	2/2	100%	10x	if (val < ( <mark>*tree)-&gt;data)</mark>
2		0040098d: 00400971:	mov	rax, qword ptr [rbp - 0x18] rax, qword ptr [rax]	27				{
5		00400971:	mov mov	eax, dword ptr [rax]	28		100%	5x	<pre>insert(&amp;(*tree)-&gt;left, val);</pre>
5		00400974:	cmp	dword ntr [rbn - 0x1c] eax	29				}
-		NINGTHING V P .							

#### M@BILE & BEY@ND

mipi **DEV**CON

# **Higher-Level Coverage Metrics for Safety Certification**



MIPI.ORG/DEVCON

2021

#### MOBILE & BEYOND

mipi<sup>•</sup>**DEV**CON

# mipi<sup>®</sup> DEVCON

MIPI ALLIANCE DEVELOPERS CONFERENCE

### Conclusion

MIPI.ORG/DEVCON

M@BILE & BEY@ND

© 2021 MIPI Alliance, Inc.

28-29 SEPTEMBER

# **Importance of MIPI Standards**

- Capable vehicles for architecture-independent trace transport.
- Enable **reuse** of lower-level trace layers.
- Allow vendors to **focus** efforts on added high-level functionality.
- Accelerate innovation.

2021

• Reduce time to market.

## **Challenges for Online Trace Data Processing**

- Standardisation of COTS-based trace interfaces
- Increase available trace bandwidth
- Unbounded timing slack between multiplexed streams (TWP/STP)
- Defined buffering limits on carried protocols would be helpful

mipi<sup>DEVCON</sup>

## ADDITIONAL RESOURCES

- Ondrej Burkacky et al.: Rethinking Car Software and Electronics Architecture, McKinsey&Co., 2018. <u>https://lmy.de/2uzLC</u>
- C. Jones, Software Engineering Best Practices, 1st ed. USA: McGraw-Hill, Inc., 2009. <u>https://lmy.de/rGvnE</u>
- C. Jones and O. Bonsignour, The Economics of Software Quality. Addison-Wesley, 2011. https://lmy.de/5gXVT
- Alexander Weiss et al.: Understanding and Fixing Complex Faults in Embedded Cyberphysical Systems, IEEE Computer, Vol. 54, Issue 1, pp. 49-60, 01/2021. <u>https://Imy.de/fT8rk</u>
- Thomas Preußer et al.: Everything You Always Wanted to Know About Embedded Trace, accepted by IEEE Computer, preprint available at <u>https://lmy.de/I4Hs5</u>
- The CEDARtools online monitoring system: <u>https://lmy.de/9vAuL</u>

mipi<sup>DEVCON</sup>

# mipi<sup>®</sup> DEVCON

MIPI.ORG/DEVCON

MIPI ALLIANCE DEVELOPERS CONFERENCE

# THANK YOU!

MOBILE & BEYOND

© 2021 MIPI Alliance, Inc.

28-29

SEPTEMBER