DEVCON

Giulio Follero

STMicroelectronics ETSI SCP TEC delegate

MIPI I3C[®] Interface for the ETSI Smart Secure Platform

28-29 SEPTEMBER

MIPI.ORG/DEVCON

MOBILE & BEYOND



The Standards People

MIPI I3C[®] Interface for the ETSI Smart Secure Platform

Presented by: Giulio Follero STMicroelectronics ETSI SCP TEC delegate For: MIPI DevCon 2021 29 September 2021

© ETSI 2021 – All rights reserved



Agenda

- ✓ ETSI TC Smart Card Platform (SCP)
- **Vew Market Requirements**
- **Stakeholder Benefits**
- ✓ SSP Architecture
- ✓ ETSI SSP I3C

ETSI TC Smart Card Platform (SCP)



ID

TC SCP is responsible for the development and maintenance of specifications for Secure Elements (SEs) in a multi-application capable environment, the integration into such an environment, as well as the secure provisioning of services making use of SEs

 Home of the UICC – the most widely deployed Secure Element with billions of pieces going into the market every year just as SIM cards

Visit the SCP webpage on the ETSI website https://www.etsi.org/committee/1411-scp

For details of recent activities, see <u>SCP Activity Report 2020</u>



New Market Requirements



Smart Secure Platform (SSP) is the answer for new market needs: to provide independency to business players and update the technology proposal bearing in mind complexity and cost of the product, size of the hardware and allowing flexible implementations

Objective: Better integration into the specific use case

Design: Modular platform offering a core set of features and a number of options

- Flexible: Options selected at time of implementation, application dependent
- High Security: extensive set of security and certification requirements
- Versatility: Choice of interfaces: SPI, I2C, MIPI I3C, choice of hardware
- ✓ New filesystem and transport/application protocols
- Support of existing functions: Contactless, APDU, etc.



Stakeholder benefits





The SSP Specifications





SSP possible Architectures

Two possible architectures

- SSP software running on the SSP hardware platform
- SSP software stack with Primary Platform • Interface

Primary Platform: hardware platform along with a low-level operating system managing the exceptions, the hardware platform resources and their accesses

Secondary Platform: software platform using the primary platform interface and containing the high-level operating system on top of which the SSP applications are running









SSP software running on the SSP hardware: Preferably if only one application needs to be addressed and when the operating system does not need to be updated. Less complexity in the implementation.

Single Application Market

SSP software stack with Primary Platform: Different applications can be hosted, thanks to clear separation between hardware (SoC), and Operating System with applications (SPB). This architecture offers a mechanism to update operating systems and applications (SPB remote download)



SSP possible Architectures

Secondary Platform Bundle

- Software platform using the primary platform interface and containing the high-level operating system on top of which the SSP applications are running
- "Use-cases dependent" (telco, payment, automotive, transportation, etc.)
- The SSP may contain multiple Secondary Platform Bundles. At most one secondary platform bundle at time shall be loaded and executed by Primary Platform, to ensure high security, (protection of sensible data), by physical isolation between bundles







The Secondary Platform introduces the SSP common Layer (SCL) to be independent from the physical layer

SCL can support many physical layers

The following physical layers are currently specified in ETSI:

- SPI
- SWP
- ISO
- MIPI I3C (ongoing...)







Consumer market: Using I3C bus, SSP improves quality of services (speed of communication, flexibility, ...)



IoT market: SSP can increase security levels and decrease power consumption



- Automotive market: SSP can use the I3C bus of the car, providing Cryptographic and security services
- Better integration and usage of SSP in connected devices using I3C interfaces
- All device components will be easily able to find the SSP and communicate directly with it.
- Wider SSP application field that can use data from other devices connected to the bus

ETSI SSP I3C ETSI TS 103 818; SSP I3C specification content



- Electrical interfaces
- Physical layer
- Device STATUS
- Data Link Layer
- Link Layer Frame
- LLC Layer
- Power management



ETSI SSP I3C ETSI SSP I3C implementation



MIPI Alliance: "Specification for I3CSM - Improved Inter Integrated Circuit" Version 1.0"

The main MIPI I3C features used in the ETSI specification

- IBI support with payload
- Single Data Rate
- Power management
 - Power saving mode
- Operating voltages
- Dynamic Addressing
- Hot-join (in case of removable SSP TBD)

The SSP features in I3C

- The SSP is Target Only
- One SSP per system



© ETSI 2021 – All rights reserved

• Mac and Data link layers under definition

Physical and Electrical Interfaces

• Asking for a specific Device ID for the SSP in the DCR

The first version of SSP over I3C has been presented in ETSI

• TEST specification

۲



SSP I3C Status and next Steps





Thank you

© ETSI 2021 - All rights reserved