mipi[®] DEVCON

SK Choi Keysight Technologies

Next generation MIPI Physical Layer Design and Evaluation Challenges

2017 MIPI ALLIANCE DEVELOPERS CONFERENCE

HSINCHU CITY, TAIWAN MIPI.ORG/DEVCON



Agenda

- New specification and CTS changes in 2017
- Eye diagram tests changes and challenges
 - MIPI C-PHYSM
 - MIPI D-PHYSM
 - MIPI M-PHY®
- SSC test
 - MIPI D-PHYSM





Specification updates in MIPI C-PHY



C-PHY 1.2 : Approved Mar 28, 2017

- TX Pre-Emphasis(TxEQ option) from Preemphasis method to de-emphasis method
- RCLK jitter(reference clock jitter) Annex to chapter 9
- Receiver calibration removing PVT(Process,
 Voltage and Temperature variation after Long
 LP signal)





CTS updates in MIPI C-PHY



CTS 1.1 : expected approve Aug, 2017



- Test 1.4.1 HS-TX Differential Voltages Unterminated
- Test 1.4.2 HS-TX Differential Voltage Mismatch Unterminated
- Test 1.4.3 HS-TX Single-Ended Output High Voltages Unterminated
- Test 1.4.4 HS-TX Static Common-Point Voltages Unterminated





Specification updates in MIPI D-PHY



Up to 6500Mbps with Short reference channel (8K support)

- Lower LP voltage level from 1.2V to 1V
- HS-Idle (lower latency)
- Programmable Preamble(RX PVT calibration due to LP signal)

D-PHY 2.1 : Approved Mar 28, 2017

Version 2.0 Revision 09 23 November 2015

DRAFT Specification for





CTS updates in MIPI D-PHY



- Test 1.5.7 HS-TX Eye Diagram
- Test 1.4.19 TX Spread Spectrum Clocking(SSC) Requirement
- ZID open case test
- Direct connection supporting in HS continuous mode.

CTS 2.0/2.1 : expected finished in October





Specification updates in MIPI M-PHY



- Minor spec clarification
- Target BER 10⁻¹⁰ to 10⁻¹²





CTS updates in MIPI M-PHY





Agenda

- New specification and CTS changes in 2017
- Eye diagram tests changes and challenges
 - MIPI C-PHYSM
 - MIPI D-PHYSM
 - MIPI M-PHY®
- SSC test
 - MIPI D-PHYSM





Eye Diagram Test - General

MIPI C-PHY





MIPI D-PHY

MIPI M-PHY





 1.7dB±0.4dB -2 CH1 gnitude [dB] - 4.2dB ± 0.5dB -5.6dB ± 0.6dB -6 CH2 -8 ž -10 -12 - 13.55dB ± 0.75dB 4 -14 f_{HS-G3}/2 2*f_{HS-G3} Linear f [Hz] f_{HS-G4}/4 f_{HS-G4} Figure 26 HS-G3 and HS-G4 Reference Channel Insertion Loss SDD_{III REF CH} Templates



© 2017 MIPI Alliance. Inc.

Refence channel



Eye Diagram Test Challenges for MIPI C-PHY/D-PHY

• RTB(Reference Termination Board) can't support new specifications

sps : Symbol Per Second



HSINCHU CITY, TAIWAN | 2017

Same data, +/-250mV HS swing, 82ps R/F time, without reference channel However, eye diagram is distorted







MIPI C-PHY/D-PHY Eye Diagram Test





Resolving Issue with Direct Connection

Direct connection provide more accurate result on tests

sps : Symbol Per Second



500Msps



1.5Gsps

2.5Gsps



Same data, +/-250mV HS swing, 82ps R/F time, without reference channel





Chip Design Tip for Testing

- New MIPI C-PHY v1.1 and D-PHY v2.0 or above require to send both Burst mode and Continuous mode signal on testing, so it is good to consider to implement both mode for easy testing.
- If not, it is not easy to get right test result.

C-PHY CTS Annex B

| 4285 | Notes on the above Test Setup #2: |
|------|--|
| 4286 | • The DUT is connected to the DSO using three high-bandwidth, low loss 50-ohm coaxial cables. |
| 4287 | For tests where a reference channel is required, it can either be a physical channel or be |
| 4288 | implemented in software on the oscilloscope. |
| 4289 | Each cable measures the single-ended V_A, V_B, or V_C signal with respect to PCB ground. |
| 4290 | The DSO serves as the termination, and is designed to have a resistive termination (Z_D/2) value of |
| 4291 | 50 ohms per line, for all lines. The DSO input coupling and/or termination voltage must be set |
| 4292 | appropriately for this configuration. |
| 4293 | The DUT should be configured to transmit a continuous stream of HS data, because this test setur |

- The DUT should be configured to transmit a continuous stream of HS data, because this test set is suitable for measurements only in the HS mode of operation.
- The DSO vertical gain should be optimized so that the DUT signaling spans as much of the vertical height of the screen as possible.

D-PHY CTS Annex B

Note on the above test setup #2:

- The DUT is connected to the DSO using high-bandwidth, low loss 50Ω SMA cables
- For tests where a reference channel is required, it can either be a physical channel or be implemented in software on the oscilloscope.
- Each cable connected to single-ended + or signal with respect to PCB ground.
- The DSO serves as the termination, and is designed to have a resistive termination(ZID/2) value of 50Ω per line, for all lines. The DSO input coupling and/or termination voltage must be set appropriately to emulate 100Ω termination in real D-PHY.
- The DUT should be configured to transmit a continuous stream of HS data only, because this test setup is suitable for measurements in HS mode of operation with only 100Ω termination emulation.
- The DSO vertical gain should be optimized so that the DUT signaling spans as much of the vertical height
 of the screen as possible.





Test Setup Tip 1



- Prepare Test Fixture (TVB) with short routing to connector to reducing fixture line loss (5cm or less) or extract S-parameter of fixture trace when design TVB
- To emulate 100ohm termination in MIPI PHY, please use external voltage sourced scope or probe to compensate common mode voltage drop and double current consumption



Test Setup Tip 2







- Use hardware or software channel for eye diagram test, all oscilloscope vender provide easy tool for software channel embedding, using Sparameter file.
- For C-PHY and D-PHY, it requires more than 2 lines of channel so software embedding provide more price merit than real hardware channel, also convenient to test





MIPI M-PHY Eye Diagram Test

• Test setup is same on both HSG3 and HSG4 but testing points has changed.







MIPI M-PHY Embedding Channel + Package Model





Test Setup Tip 3 – and Must for HS Gear4

nlication Prese

Add all effects of a fixture or cable

Transfer Function File As (Not Saved)

\Users\Public\Documents\Infinium\Filters\untitled.tf4

Setup: 4 Port: Channel 1 - 3 - Channel 1 + 3

Circuit Diagram View

Measurement & Simulat

Save Transfer Function

niiSim Block S

Ports 1, 2, 3 & 4 Block Type S-parameter File

S-parameter file C:\Users\Administrator \Desktop\M-PHY refereno

hannel\M-PHY_HS

G4_reference_package_ odel_withCPAD.s4p

Block Name

Scope

Port Type 4 Port

.. View...

Flip Model

39.60 GHz





Reference package plus pad capacitance model is not real material for using, so it is hard to emulate with real PCB or another circuit, so MIPI WG recommends using software embedding function for embedding reference package plus pad capacitance model



0.2 mV/ 2.7 mV 🕀 🕀 💷

Real-Time Eye 984.981 kUI 1 Wfms



MIPI M-PHY RX Equalizer-CTLE

• Not likely another application, M-PHY CTLE has vary wide range of zero pole value and Adc value







MIPI M-PHY RX Equalizer-CTLE

Same waveform but only change Adc value from 2.5dB to 0dB

Adc : CTLE DC gain Fz : CTLE zero frequency



Fz = 400MHz



Fz = 400MHz

Pole 1 Frequency

Pole 2 Frequency

600 MHz

10.000 GHz

C Gain

500

00 MHz

Zero Frequency

HSINCHU CITY, TAIWAN | 2017

DC Gain

400 MHz

ero Frequency

2.000

Pole 1 Frequency

Pole 2 Frequency

800 MHz

V A 10.000 GHz



MIPI M-PHY RX Equalizer-DFE

Also Oscilloscope's DFE setting is not favor to the customer.



KEYSIGHT TECHNOLOGIES



MIPI M-PHY RX Equalizer-DFE

Also Oscilloscope's DFE setting is not favor to the customer.







MIPI M-PHY RX Equalizer-DFE

V_{DEF_RX}: DFE feedback voltage signal

$40mV V_{DEF_{RX}}$









Test Setup Tip 4

Use SigTest tool

Commonly used for High speed digital interface

- USB
- PCle

Provide similar result between oscilloscopes

A company



mipi **DEVCON**



B company





Agenda

- New specification and CTS changes in 2017
- Eye diagram tests changes and challenges
 - MIPI C-PHYSM
 - MIPI D-PHYSM
 - MIPI M-PHY®
- SSC test
 - MIPI D-PHYSM





SSC (Spread Spectrum Clocking) - General



- SSC makes distribution of RF power on signal so that it can reduce interruption to another signals like wireless signal.
- Now MIPI D-PHY fundamental frequency is over 2GHz bandwidth, where lots of wireless signals have used.
- Because of Clock line in MIPI D-PHY, SSC feature is required.





SSC (Spread Spectrum Clocking) Test in MIPI D-PHY







SSC in MIPI D-PHY Specification

1276

Table 39 Spread Spectrum Clocking Requirements

| Parameter | Symbol | Min | Max | Units | Notes | 1 |
|-----------------|---------------|-------|------|--------|---------|---|
| Modulation Rate | TSSC_MOD_RATE | 30 | 33 | kHz | | |
| SSC Deviation | TSSC_FREQ_DEV | -5000 | 0 | PPM | 1, 2 |] |
| SSC df/dt | SSCdf/dt | N/A | 1250 | PPM/µs | 3, 4, 5 | |

Requirements

Note:

- The required SSC deviation is also called "Down-Spread".
- Any implementation with an SSC deviation significantly smaller than 5000 PPM may fail in EMI testing below 1 GHz clock rate (Data Rate < 2 Gbps).
 df/dt limit shall be for clock and all data lanes.
- Measured over a 0.5 µs interval using an alternating 010101010... input pattern at highest data rate. <u>The measurements shall be low pass filtered using a filter with 3 dB cutoff frequency that is</u> 60 times the modulation rate. The filter stopband rejection shall be a second order low-pass of 40 dB per decade. Evaluation of the maximum df/dt is achieved by inspection of the low-pass filtered waveform.
- Maximum change rate of 1250 PPM/µs is limiting the absolute value of the df/dt.





Chip Design Tip for Testing

• For SSC (spread spectrum clocking), Designer must implement Chip can enable and disable SSC transmission.

10.2.2 Normative Spread Spectrum Clocking (SSC)

- 1260 Spread Spectrum Clocking (sometimes referred to as "Spectrum Spread Clocking") is a common technique
- 1261 where a low frequency modulation is added to the Transmitter's clock to reduce the peak emissions.
- 1262 All Transmitters conformant to D-PHY v2.0 and above shall support SSC as per *Table 39* for data rates 1263 operating above 2.5 Gbps.
- 1264 All Receivers conformant to D-PHY v2.0 and above shall support SSC as per *Table 39* for data rates operating above 2.5 Gbps.
- 1266 All Transmitters conformant to D-PHY v2.0 and above shall provide the system integrator with a
- 1267 mechanism to enable/disable SSC transmissions.
- 1268 SSC can be used in HS Data Transmission Mode. If used during HS Data Transmission Mode, SSC
- 1269 transmission shall be consistent during the entire mode.
- 1270 SSC should not be used in Escape mode.
- 1271 SSC shall be implemented within the Transmitter such that a single modulated profile, single modulation
- 1272 rate and a single SSC deviation is common between the clock and all High-speed data lanes.
- 1273 All SSC parameters are defined for the HS Clock.





Test Setup Tip 5

Use 2nd order Butterworth filter to meet SSC df/dt test condition



 Some of Digital oscilloscope are possible to use Matlab code in the oscilloscope itself so that Matlab can apply complicated filter function.



mipi DEVCON THANK YOU

HSINCHU CITY, TAIWAN MIPI.ORG/DEVCON 2017 MIPI ALLIANCE DEVELOPERS CONFERENCE