mipi[®] DEVCON

Implementing MIPI C-PHYSM

Unique properties of the MIPI C-PHY physical layer and systemlevel benefits and values for Camera and Display interfaces

George Wiley Qualcomm Technologies, Inc.



MIPI C-PHY

• At first glance it seems a bit... unusual!



Summary

- MIPI C-PHY, Brief Overview.
- Unique properties of the physical layer
 - Some random but interesting tidbits about C-PHY
 - Why things are the way they are (beyond the scope of the specs)
 - (a little bit of "secret sauce").
- MIPI C-PHY Benefits and Value for Camera and Display.
- Applications.
- Roadmap.



MIPI C-PHY Brief Overview



MIPI C-PHY Overview









Encoding & Mapping

- 6 Wire States; 5 possible transitions from each.
- $\log_2(5) \approx 2.3219$ bits/symbol are possible, C-PHY uses $16 \div 7 \cong 2.2857$ bits/symbol
- Mapping converts 16-bit word to 7 symbols.
 - 16 bits $\Rightarrow 2^{16} = 65,535$ states, 7 symbols \Rightarrow 5⁷ = 78,125 states.
 - 12,589 states left over; ≈ 0.0362 bits/symbol are wasted! •

16-bit word, input Data[15:0]

Ľ

(16)

16-bit to

7-symbol

Mapper

21 = 7 symbols, 3 bits each.

3 bits define one of 5 values

(21)

Actually, what's left over goes to good use! Will explain later. ٠





Unique Properties of the Physical Layer





A Frank

mipi **DEV**CON

Commonality

with **D-PHY**

MIPI C-PHY & MIPI D-PHY Similarities

- Close cousins, there are a lot of similarities, and some differences.
- Things that are the same (or almost the same):
 - Document section #'s correspond to the same type of parameters/items.
 - The D-PHY spec was used as a template for the first C-PHY spec!
 - LP (Low-Power) Mode is identical, functional definition & electrical specs.
 - (C-PHY LP Mode has a 3rd wire, but it doesn't do much.)
 - Channel models are common between the specs
 - (Interconnect and Lane Configuration specs are nearly the same.)
 - PHY-Protocol Interface definition has a lot in-common.
 - (Many signals are defined using common language.)
 - Similar High-Speed Mode voltage levels.
 - A dual-mode C/D-PHY driver or receiver can be built to share the same pins.
- Things that are different:
 - High-Speed Data encoding is completely different.
 - High-Speed timing specs are unique to C-PHY encoding.





C-PHY & D-PHY Global Timing



• Similar signaling going into and out of HS Mode.





C-PHY/D-PHY Pin Sharing



- C-PHY & D-PHY can co-exist on the same AP pins.
 - Mode bit at system boot configures as either C-PHY or D-PHY mode.
- Electrical Specs are similar.
- Timing/encoding is completely different.
- Low-Power Modes in C-PHY & D-PHY are identical.



Mapping

Circuit design

Mapping Function

- Looks really complicated, but it's not.
 - For a human: it's complicated. For a circuit implementation: it's easy.
- For human understanding, an intuitive mapping could have been:
 - A base-5 number representation. (But base-5 would be a more complex circuit.)
- The C-PHY Mapper implementation:
 - Has no arithmetic operations, no carry or look-ahead.
 - Reduces to simple combinatorial logic, no states.
 - Can be pipelined easily.
 - The spacing of unused code words is convenient for other functions. (a topic for another day)
 - A complete implementation using 4-to-1 muxes and small look-up table is provided in the spec.
 - Or just plug the diagram on the right into logic synthesis to create the RTL.

atal5, datal4, dat	tal3, datal2, datal1, datal0, data9, data8, data7, data6, data5, data4, data3, data2, data1, data0
	Composition of 16-bit value, Tx Data[15:0] or Rx Data[15:0]
	······································
(1024) 6,4	<pre></pre>
(1024) 5,4	Curredu to unthir implementation (0,1,0,0,0,0) [[1,1,1,1,0, rob, pob, rod, pod, rod, pod, rol, pol, rou, pol,
(1024) 5.3	Consecutive to extrin implementation (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
(1024) 5,5	Oktobe to exter File(0)-model-model (11,11,0,0, 106, po6, 104, p04, 102, p02, 101, p01, 100, p00]
(1024) 6.2	0xx800 to 0xx1ff Filof:0=0x40=00000000000000000000000000000000
(1024) 5 2	0 0x400 to 0x27f Flight@mm24mm01000 [11,1,1,0,0,1, ro6, po6, ro3, po3, ro1, po1, ro5, po0]
(1024) 4.2	0xe000 to 0xe3ff Flip[6:0]==0x14==[0,0,1,0,1,0,0] [1.1,1,0,0,0, ro6, po6, ro5, po5, ro3, po3, ro1, po1, ro0, po0]
(1024) 3,2	0xdc00 to 0xdfff Flp[6:0]==0x0c==[0,0,0,1,1,0,0] [1,1,0,1,1,1, ro6, po6, ro5, po5, ro4, po4, ro1, po1, ro0, po0]
(1024) 6, 1	0xd800 to 0xdbff Flip[6:0]==0x42==[1,0,0,0,1,0] [1,1,0,1,1,0, ro5, po5, ro4, po4, ro3, po3, ro2, po2, ro0, po0]
(1024) 5, 1	0xd400 to 0xd7ff Flip[6:0]==0x22==[0,1,0,0,0,1,0] [1,1,0,1,0,1, ro6, po6, ro4, po4, ro3, po3, ro2, po2, ro0, po0]
(1024) 4, 1	Ad000 to 0xd3ff Flip[6:0]==0x12==[0.0,1,0,0,1,0] [1,1,0,1,0,0, ro6, po6, ro5, po5, ro3, po3, ro2, po2, ro0, po0]
(1024) 3, 1	0xcc00 to 0xcfff Flip[6:0]==0x0a==[0.0.1.0.1.0] [1,1,0,0,1,1, ro6, po6, ro5, po5, ro4, po4, ro2, po2, ro0, po0]
(1024) 2, 1	0xc800 to 0xcbff Flip[6:0]==0x06==[0,0,0,0,1,1,0] [1,1,0,0,1,0, ro6, po6, ro5, po5, ro4, po4, ro3, po3, ro0, po0]
(1024) 6,0	0xc400 to 0xc7ff Flip[6:0]==0x41==[1,0,0,0,0,1] [1,1,0,0,0,1, ro5, po5, ro4, po4, ro3, po3, ro2, po2, ro1, po1]
(1024) 5,0	VACUUU to Uxcsff FURENJ=BUX1=BU,1U,U,U,U,1 [11,U,U,U,U, FOE, POE, FOE, POE, FOE, POE, FOS, POZ, FOZ, FOZ, FOI, POI]
(1024) 4,0	Concess to experimentation and a second state of the second state
(1024) 2.0	- owned to owner represent the second
(1024) 1 0	(1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1
(0xafff
	Flip[6:0]==0x40==[1,0,0,0,0,0,0]
(4036) D	[1,0,1,0, ro5, po5, ro4, po4, ro3, po3, ro2, po2, ro1, po1, ro0, po0]
	0xa000
	0x9fff
(4096) 5	Flip[6:0]==0x20==[0,1,0,0,0,0]
([1,0,0,1, ro6, po6, ro4, po4, ro3, po3, ro2, po2, ro1, po1, ro0, po0]
	0x9000
(4096) 4	[1,0,0], $rob, rob, rob, rob, rob, rob, rob, rob,$
	0x8000
	0x7fff
	Flip[6:0]==0x08==[0,0,0,1,0,0,0]
(4096) 3	[0,1,1,1, ro6, po6, ro5, po5, ro4, po4, ro2, po2, ro1, po1, ro0, po0]
	0x7000
	0x6fff
(4096) 2	Flip[6:0]==0x04==[0,0,0,0,1,0,0]
	[0,1,1,0, ro6, po6, ro5, po5, ro4, po4, ro3, po3, ro1, po1, ro0, po0]
	0x6000
(4096) 1	[0, 1, 0] for $[0, 0, 0]$ $[0, 0, 0]$ $[0, 1]$ $[0, 1]$ $[0,$
	0x5000
	0x4fff
(4096) 0	Flip[6:0]==0x01==[0,0,0,0,0,0]
(4036) 0	[0,1,0,0, ro6, po6, ro5, po5, ro4, po4, ro3, po3, ro2, po2, ro1, po1]
	0x4000
	0x3fff
	Finple:uj==uxuu==[u,u,u,u,u,u,u]
	[0,0, 106, po6, 105, po5, 104, po4, 105, po5, 102, po2, 101, po1, 100, po0]
	Legend for abbreviated bit values above:
(0 – 6 are	$ro0 \Rightarrow Rotation[0]$ $po0 \Rightarrow Polarity[0]$
all zero)	$ro1 \Rightarrow Rotation[1]$ $po1 \Rightarrow Polarity[1]$
un 2010)	$ro2 \Rightarrow Rotation[2]$ $po2 \Rightarrow Polarity[2]$
	$ro3 \Rightarrow Rotation[3]$ $po3 \Rightarrow Polarity[3]$
	$ro4 \Rightarrow Rotation[4]$ $po4 \Rightarrow Polarity[4]$
	$ro5 \Rightarrow Rotation[5]$ $po5 \Rightarrow Polarity[5]$
	$ro6 \Rightarrow Rotation[6]$ $po6 \Rightarrow Polarity[6]$
(16384)	00000
(11504)	1 040000



Why the Mapper?

Mapping Circuit design

- Hypothetically, let's explore this...
- Assume we had used only 4 states per symbol instead of 5.
- Translation of symbols to words becomes trivial.
- Each symbol would encode 2 bits \Rightarrow 8 symbols represent 16 bits
 - Hypothetical case would be 8 symbols that represent 16 bits
 - Instead of 7 symbols that represent 16 bits
- Would have many more unused states & wasted capacity
 - $Log_2(5) 2 \cong 0.3219$ bits/symbol would be lost;
 - Instead of $Log_2(5)$ (16/7) \cong 0.0362 bits/symbol currently unused.
- Increase link capacity by more than 14%, at the cost of:
 - Some digital circuits that perform the mapping function. A good tradeoff!

mipi **DEV**CON

C-PHY Triggered Eye Concept



- Trigger at first zero-crossing of AB, BC or CA.
 - The right-most point of the eye interior aligned with the first zero crossing trigger point. (First Transition)
 - Capture the received data in the Rx just prior to the trigger point.
- 1, 2 or 3 Transitions at each UI boundary.
- When 2 or 3 Transitions, they are often staggered in time. Caused by:
 - 2-Transition case: Weak-to-Strong & Strong-to-Weak.
 - Slight differences in rise and fall times between the three signals of the lane (DCD), and ISI.
 - Slight differences in signal propagation times between the combinations of signal pairs received (e.g. A-B, B-C, and C-A).







Clock

Recovery

Symbol Clock Recovery

- Clock edge is at the first zero-crossing (the Trigger Point).
- Ignore subsequent edges in the same UI.
 - Zero-crossings following the first zero-crossing are ignored.
 - (For 2 or 3 Transition symbols, only the 1st transition is used for clock recovery.)
- Data is sampled just prior to the Trigger Point.





Properties of the Preamble

Preamble Signaling

- The first field of the burst.
- All 3's. Single-transition symbols.
- Simplifies Clock Recovery start-up.





Inter-Lane

Skew

Inter-Lane Skew Impact

- Clock timing embedded in each Lane. Tolerant of Inter-Lane skew.
 - Small elastic buffer facilitates data alignment.
- Important characteristic for Lane grouping flexibility.





Built-in

Test

Built-in Test Capability

- 19 pages in the C-PHY spec dedicated to built-in test (of 140p total)
- Control/status register definitions, PRBS definitions, test data sequence definitions and examples.





Built-in

Test

Built-in Test Registers

- Detailed Register Definitions, per-Lane and Global Registers
 - But physical access to registers is the system designer's choice.
 - Register functions are standardized, but layer to access the registers can be defined based on product requirements/convenience.
- Control: Select test or normal operation, select PRBS & starting seed, define debug pattern.
- Read: burst status, word or symbol error count, first error location.





Built-in

Test

Example, Test Configurations

• Showing a variety of different methods to access the test registers.





Single-Ended

v Differential

Differential or Single-Ended?

- We've had many arguments about this. ☺
- The driver has the appearance of being single-ended
 - It's clearly different than a classic differential driver, however:
 - The average of the three outputs is the midpoint voltage: $\left(\frac{V_A + V_B + V_C}{3}\right) = V_{CPTX}$
- The sum of current through all three wires = zero.
- Differential Receivers are used to receive the signal at the Rx side.
- System has low emissions from any common-mode signal component.



It's a wall, it's a rope, it's a snake, it's a tree trunk...



Common-

Mode Filter

D-PHY Common-Mode Filter

- Differential filter, shown for comparison purposes.
- Filter attenuates common-mode noise, but not the differential signal.





Common-

Mode Filter

C-PHY Common-Mode Filter

• Similar general concept as the differential common-mode filter, but magnetics are different.





MIPI C-PHY Benefits & Value



MIPI C-PHY Benefits

- Performance (bit rate 2.28x the signaling rate, e.g. 1Gsym/s = 2.28Gbps)
- Pins
 - Enables fewer pins/balls on AP (due to higher performance and flexibility)
 - Coexists on same pins with existing D-PHY.
- Flexibility
 - Embedded clock enables assigning lanes to any port on the AP (flexible Lane (trio) to camera ISP mapping and display link mapping.
- Power
 - Qualcomm simulations/measurements show about a 20-50% power reduction for Tx+Rx, depending on configuration.
- Interference (Low Emissions)
 - Embedded clock eliminates clock spur emissions.
- Built-in Test
 - Extensive built-in test capability.



C-PHY System Benefits, Display Example

C-PHY



At the Same Link Rate, C-PHY has:

- 40% fewer connections
- 12.5% Lower Toggle Rate/Lane
- Lower Power Consumption
- No Emissions from a Clock Lane



Flexibility to Reassign Lanes

- C-PHY Lanes (Trios) easily reconfigured to different AP Links.
- Since C-PHY has embedded clock, there's no limitation to associate data lanes with a clock lane.
 - Easy to mux PHY Lanes (Trios) to Lane Merge/Distribution functions in Protocol Layer.
 - Can choose allocation of Lanes (Trios) to Links via register configuration.





Camera Example - Pins, Power & Speed

- C-PHY v1.0, D-PHY v1.2.
- Savings of pins, power, or link rate reduction.

Current savings is Tx & Rx combined.

						D-PHY	D-PHY	# of	С-РНҮ		# of	C-PHY	C-PHY	C-PHY	C-PHY
					Sensor	per lane	Data	Pins	per lane	C-PHY	Pins	Pin	Speed	Current	Savings
	Mpix	bpp	fps	OH	Gbps	Gbps	Lanes	/Link	Gsps	Lanes	/Link	Savings	Reduction	Savings	T1 Driver
1	2	10	30	10%	0.66	0.66	1	4	0.29	1	3	1	56.3%	9%	36%
2	5	10	30	10%	1.65	1.65	1	4	0.72	1	3	1	56.3%	26%	46%
3	8	10	30	10%	2.64	1.32	2	6	1.16	1	3	3	12.5%	39%	n/a
4	13	10	30	10%	4.29	2.15	2	6	1.88	1	3	3	12.5%	43%	n/a
5	16	10	30	20%	5.76	1.92	3	8	1.26	2	6	2	34.4%	21%	n/a
6	21	10	30	20%	7.56	1.89	4	10	1.65	2	6	4	12.5%	30%	n/a
7	24	10	30	20%	8.64	2.16	4	10	1.89	2	6	4	12.5%	32%	n/a
8	32	10	30	20%	11.52	2.30	5	12	1.68	3	9	3	27.1%	21%	n/a
9	40	10	30	20%	14.40	2.40	6	14	2.10	3	9	5	12.5%	28%	n/a
						Ļ		<u>+</u>			+		1		
						-			-						



Camera Example - Pins, Power & Speed

- C-PHY v1.1, D-PHY v2.0.
- Savings of pins, power, or link rate reduction.

Current savings is Tx & Rx combined.

						D-PHY	D-PHY	# of	С-РНҮ		# of	C-PHY	C-PHY	C-PHY	C-PHY
					Sensor	per lane	Data	Pins	per lane	C-PHY	Pins	Pin	Speed	Current	Savings
	Mpix	bpp	fps	OH	Gbps	Gbps	Lanes	/Link	Gsps	Lanes	/Link	Savings	Reduction	Savings	T1 Driver
1	2	10	30	10%	0.66	0.66	1	4	0.29	1	3	1	56.3%	9%	36%
2	5	10	30	10%	1.65	1.65	1	4	0.72	1	3	1	56.3%	26%	46%
3	8	10	30	10%	2.64	2.64	1	4	1.16	1	3	1	56.3%	36%	n/a
4	13	10	30	10%	4.29	4.29	1	4	1.88	1	3	1	56.3%	45%	n/a
5	16	10	30	20%	5.76	2.88	2	6	2.52	1	3	3	12.5%	45%	n/a
6	21	10	30	20%	7.56	3.78	2	6	1.65	2	6	0	56.3%	23%	n/a
7	24	10	30	20%	8.64	4.32	2	6	1.89	2	6	0	56.3%	27%	n/a
8	32	10	30	20%	11.52	3.84	3	8	2.52	2	6	2	34.4%	32%	n/a
9	40	10	30	20%	14.40	3.60	4	10	2.10	3	9	1	41.7%	22%	n/a
								*	+		+		1		
													-		



C-PHY Low Emissions

- No clock interference due to embedded clock
- No observable emissions/EMI due to non-differential signaling
- A few simple configurations of D-PHY and C-PHY were evaluated for emissions
 - Lanes routed on a board, in close proximity to WWAN Antenna
 - For comparison purposes only, as Absolute levels depend on many complex conditions in a real device
 - Higher emissions from the D-PHY clock lane correlates with real-world designs





MIPI C-PHY Applications



Drone Camera Connection Example

- One 20 Mpixel main camera (2 Lanes, 6 wires).
- 8 navigation cameras (1 Lane each, 3 wires each).





The Trend to Fewer Pins

- The conventional MIPI D-PHY Link configuration has been 4 Data + 1 Clock.
 - 10 pins total.
- Reduction to 6 pins
 - A majority of 10 to 20 Mpixel image sensors can be supported using 1 or 2 C-PHY Lanes.
 - Low-res image sensors that have sensitivity to high channel rates can be supported using 2 Lanes.



MIPI C-PHY Roadmap



C-PHY Feature Roadmap

Category	Feature	v1.0	v1.1	v1.2	next
	Board Adoption	4Q14	1Q16	~4Q16 Target	
Speed	Symbol Rate (Gsps/Lane) *	2.5	2.8	~3.5	
	C-PHY/D-PHY Unified Channel Models		\checkmark	\checkmark	\checkmark
	Tx Timing by Tx Eye Diagram		\checkmark	\checkmark	\checkmark
	Basic Pre-emphasis		\checkmark	\checkmark	\checkmark
Symbol Rate	PVT Calibration for Rx			\checkmark	\checkmark
	Additional UI Jitter (RCLK jitter) specs			\checkmark	\checkmark
	Pre-emphasis/De-emphasis, Gen 2			\checkmark	\checkmark
	Technology Enhancements to Increase the Symbol Rate				\checkmark
Derman Deduction	Unterminated Mode		\checkmark	\checkmark	\checkmark
Power Reduction	Reduced Amplitude HS Mode option (same V _{OD} as D-PHY)			\checkmark	\checkmark
LP Mode	Alternate Low-Power Mode			\checkmark	\checkmark
	Co-exists with D-PHY on same device pins	\checkmark	\checkmark	\checkmark	\checkmark
	Track D-PHY SG Activity to Keep C/D-PHY Specs In-Sync	\checkmark	\checkmark	\checkmark	\checkmark
	16-bit/32-bit PPI		\checkmark	\checkmark	\checkmark
Enhanced Function	Optical Interconnect		\checkmark	\checkmark	\checkmark
	HS Reverse Mode			\checkmark	\checkmark
	Low Latency Delimiter (LLPD), for Camera			\checkmark	\checkmark
	Various Functional Enhancements Planned				\checkmark

* The stated Symbol Rate is with the Standard Channel except v1.0 which is the rate with the Legacy Channel

©MIPI ALLIANCE. ALL RIGHTS RESERVED.

Copyright © 2016 MIPI Alliance. All rights reserved.



Summary

ST and

©MIPI ALLIANCE. ALL RIGHTS RESERVED.



C-PHY Ecosystem

- Application Processor companies
 - Qualcomm, others in development
- Image Sensors
 - OmniVision, Sony, others in development
- Display Driver ICs
 - In development
- Test equipment companies
 - Introspect, Keysight, Tektronix, The Moving Pixel Company, others in development
- Silicon IP
 - In development
- System components
 - Common-mode filters: Murata, Panasonic, TDK
 - C-PHY switches



Summary

- Satisfies all KPI's...
 - Pins (Cost), Architectural Flexibility, Performance, Power, Low Emissions
- Suitable for all product tiers
 - C/D-PHY combo into high tier products first, now migrating to mid and low-tiers.



Thank You

SI Front



Backup Material

CSI-2 and DSI/DSI-2 Ecosystems

- Protocol specs, CSI-2 and DSI (now DSI-2) reference C-PHY & D-PHY.
 - Huge existing ecosystems for Camera and Display are preserved.
- Camera & Display protocol specs have been updated to include C-PHY.

CSI-2 and DSI-2 Details

- How Camera & Display protocol specs reference both PHY's.
 - Low-Level packet header formats are a little different for C-PHY vs. D-PHY.
 - Application-Specific Payloads of the Packets are identical.

MIDI® DEVCON Completing